(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 1 July 2004 (01.07.2004)

PCT

(10) International Publication Number WO 2004/055688 A1

(51) International Patent Classification7:

G06F 15/80

(21) International Application Number:

PCT/GB2003/005532

(22) International Filing Date:

17 December 2003 (17.12.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 0229368.6

17 December 2002 (17.12.2002) GI

(71) Applicant (for all designated States except US): ASPEX TECHNOLOGY LIMITED [GB/GB]; Denmark House, Denmark Street, High Wycombe, Buckinghamshire HP11 2ER (GB).

(72) Inventors; and


(75) Inventors/Applicants (for US only): JALOWIECKI, Ian [GB/GB]; Denmark House, Denmark Street, High Wycombe, Buckinghamshire HP11 2ER (GB). WHITTAKER, Martin [GB/GB]; Denmark House, Denmark Street, High Wycombe, Buckinghamshire HP11 2ER

(GB). LANCASTER, John [GB/GB]; Denmark House, Denmark Street, High Wycombe, Buckinghamshire HP11 2ER (GB). BOUGHTON, Donald [GB/GB]; Denmark House, Denmark Street, High Wycombe, Buckinghamshire HP11 2ER (GB).

- (74) Agents: AHMAD, Sheikh, Shakeel et al.; David Keltie Associates, Fleet Place House, 2 Fleet Place, London EC4M 7ET (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SCALABLE PROCESSING NETWORK FOR SEARCHING AND ADDING IN A CONTENT ADDRESSABLE MEMORY



(57) Abstract: An alternation network for use with a content addressable memory for implementing a divide and conquer algorithm is described. The alternation network comprises: a plurality of alternation modules connected in series together, each module comprising: a plurality of cascaded logic gates arranged to propagate a match parity signal via the gates along at least part of a matching result vector, the matching result vector being generated by execution of a matching instruction on the content addressable memory, and the logic gates being configured to change the parity of the match parity signal in accordance with the matching result vector; and a vector output arranged to output a parity level vector of the propagated match parity signal present at the each gate of the plurality of logic gates; a logic network for dividing the matching result vector into an odd match vector and an even match vector representing respectively odd and even numbered elements of the matching result vector, by use of the parity level vector; and means for writing a selected one of the odd and even match vectors to the content addressable memory.